A finished wafer using the previous mask set.

Layout of 3-terminal PMOS

Layout of 4-terminal PMOS

Layout of 3-terminal NMOS

Layout of 4-terminal NMOS

Layout of an Inverter

Layout of NAND gate

Layout of NOR

Layout of a BJT